Abstract-In this paper, we present the design, fabrication, and electrical characterization of a low-power microwave source for interrogation of cesium atomic hyperfine transition frequency using the coherent population trapping (CPT) technique. The 4.6-GHz frequency generation and signal buffering is performed by a single-chip frequency synthesizer ASIC with a frequency tuning resolution of 1 × 10 −13 and a programmable RF output power from −10 to 0 dBm. The circuit was used to modulate the current of a vertical-cavity surface-emitting laser through a dedicated impedance matching network and low thermal conductivity transmission line. Strong modulation sidebands with >60% of carrier amplitude were obtained with an ASIC power consumption of 12 mW. The system was used as optical source for atomic interrogation in an experimental cesium CPT clock. The measured clock stability of 5 × 10 −11 at τ = 1 s, going down to 4.5 × 10 −12 at τ = 200 s, is limited by the signal-to-noise ratio of the detected CPT signal.
I. INTRODUCTION

M
ODERN wireless communication and navigation systems depend on stable frequency references for synchronization and positioning. Atomic clocks are mostly used for this purpose, and are being miniaturized to be deployed in a large scale or used in portable applications, such as global navigation satellite system (GNSS) receivers and future mobile communication devices. The miniature atomic clocks offer reduced dimensions (∼10 cm 3 ), low power consumptions (approximately hundreds of mW) [1] , [2] and are good candidates for low-cost mass production.
A low phase noise, high resolution microwave frequency synthesizer is a required component for performing low-noise interrogation in atomic clocks. For battery-powered systems, low power operation is also needed. Different topologies of frequency synthesis for atomic interrogation have been proposed. One technique, depicted in [3] , employs frequency multiplication with step recovery diodes (SRDs); the approach in [4] is based on a frequency chain using sampling mixers to avoid narrow-band filtering; in [5] and [6] , nonlinear transmission line circuits are used instead of SRD for frequency multiplication. The power consumption of these techniques, as well as their size, is not suited for miniature atomic clocks. On the contrary, frequency synthesizers based on fractional-N phase-locked loop (PLL) controlling an LC voltage-controlled oscillator (VCO) have been used in miniature atomic clocks thanks to their high frequency tuning resolution, low phase noise, low power consumption, and ability for full integration. For example, in [1] and [7] a 4.6-GHz synthesizer for a miniature coherent population trapping (CPT) clock is built using discrete components, reaching a power consumption of 40 mW and giving a clock short-term stability of 5 × 10 −11 τ −1/2 , limited by the RF synthesizer phase noise. In [8] , a fully integrated 3.4-GHz frequency synthesizer for rubidium CPT clocks is shown, featuring 25 mW of power consumption and a frequency tuning resolution of 10 −12 . The clock short-term stability was measured to be 4 × 10 −10 τ −1/2 . Finally, in [9] is presented an original scheme based on an injection-locked VCO featuring a 6× clock multiplication from a 569-MHz VCXO to reach the 3.4 GHz of rubidium, and consuming only 6 mW, but realized with discrete components. This paper presents the design, fabrication, and characterization of a low-power microwave system for CPT atomic interrogation, based on a fully integrated 4.6-GHz fractional-N PLL frequency synthesizer [10] and on an RF subsystem performing optimal power transmission from the synthesizer to a thermally isolated vertical-cavity surface-emitting laser (VCSEL). Stability measurements of an experimental atomic clock operated with the present frequency synthesizer are given. A short-term stability of 5 × 10 −11 τ −1/2 is measured, while the frequency synthesizer ASIC consumes only 12 mW and reaches a frequency tuning resolution of 1 × 10 −13 , allowing in turn the same accuracy for the absolute frequency tuning of the complete clock.
This paper is organized as follows. In Section II, the specifications and architecture of the circuit are presented. Section III details the circuit design. Section IV provides experimental results of the chip, while Sections V and VI give results of the circuit used in atomic clock applications. 
II. SYSTEM SPECIFICATION
The general diagram of a cesium CPT atomic interrogation loop is shown in Fig. 1 . In order to achieve the desired excitation and interrogation of the atoms, the current of a thermally stabilized VCSEL laser is modulated at 4.6 GHz, creating two optical sidebands separated by the 9.2-GHz ground-state hyperfine transition frequency of cesium. The CPT signal is detected using a photodetector and a lock-in amplifier operated in the kHz range, the modulation being applied to the synthesizer's frequency. This scheme sets the general requirements for the RF frequency synthesizer. First, it has to generate a 4.6-GHz frequency signal with sufficient RF power for VCSEL laser diode current modulation. The selected VCSEL requiring −5 to −8 dBm of RF input power, and considering the transmission losses, a maximal differential ASIC RF output power of 0 dBm was selected, and was set adjustable over 10 dB to accommodate for variations in laser modulation efficiency and component impedance.
Second, its output frequency must be tunable with a high resolution so that the relative frequency error remains significantly smaller than the targeted clock stability. In the present case, a tuning step of 10 −3 Hz was selected so as to ensure a frequency stability below 1×10 −12 . Third, the RF signal must be modulated in frequency with a rate and a depth of typically 1 kHz in order to be used in a lock-in amplifier configuration. Fourth, the synthesizer must feature a low phase noise level; due to the intermodulation effect [11] , its phase noise at higher order harmonics of the modulation frequency f m results in a limit to the clock frequency stability given by
where σ y (τ ) is the Allan deviation [12] as function of the averaging time τ , n is the harmonic number, S ϕ is the phase noise measured at even harmonics of the modulation frequency, and C 2n is the sensitivity coefficient given by
where v Cs = 4.6 GHz is the synthesizer output frequency (half of the Cs hyperfine splitting). Using f m = 1 kHz, considering a constant phase noise at harmonic frequencies, and looking for a high-performance clock stability of σ (τ ) = 2 × 10 −11 τ −1/2 , the calculated phase noise at the 4.6-GHz output should be below −80 dBc/Hz, for frequency offsets ranging from the modulation frequency f m and over the whole PLL bandwidth. In order to achieve the performance constrained by the limited power consumption and size, an all-integrated approach was chosen. Its general architecture is shown in Fig. 2 , taken from [10] . It consists of a direct generation of the 4.6 GHz using a VCO whose output frequency is controlled by a PLL, which includes a phase and frequency detector (PFD), a charge-pump (CP), a loop filter, and a 4.6-GHz VCO. Its output is first divided by 2 (Div2 block), and then feeds PDIV, a programmable divider (111-118) controlled by a sigma-delta modulator (SDM) [13] , [14] . The VCO output drives a power amplifier (PA) with integrated low dropout regulator (LDO) for programmable output power. A proportional to absolute temperature (PTAT) reference is present on-chip. All chip functions are fully controlled through a register bank and a serial peripheral interface.
The oscillator is a 4.6-GHz LC-VCO known for its low power consumption and low phase noise. In order to satisfy the high frequency resolution, the PLL includes a fractional frequency divider in the feedback loop. This is done by employing an SDM controlling the division ratio of a programmable divider. The quantization error introduced by the integer divisions is pushed to high frequencies thanks to the noise shaping properties of the SDM. It is then filtered out by the loop filter and does not degrade the phase noise.
III. CIRCUIT DESIGN
The circuit design was fully presented in [10] . This section concentrates on the PA, not previously described.
The PA allows driving a differential output load of 100 with a maximal output power of 0 dBm. The top-level schematic diagram of the PA is shown in Fig. 3(a) . It is a differential Class C amplifier, implemented with a differential integrated inductor at the output node. The bias current sources and main amplifier transistors are combined (M2 and M4, W/L of 768/0.12 μm). C3 and C4 (0.21 pF) are the ac coupling input capacitors, while R2-R5 (40 k ), M5 and C5 form the biasing circuit. M1 and M3 are used as cascode transistors and have the same size as M2-M4. C1 is used to stabilize the LDO output presented later on. R1-C2 is used to filter the VDD voltage applied to the cascode transistors. An internal impedance of 500 at each inductance node is selected, and depends on the available quality factor of the inductor, amounting to 20. The bias current is 10% of each branch active current, and can be programmed between 20 and 160 μA. The theoretical PA efficiency is 33%.
In order to adapt the PA output to the external impedance load of 50 (100-differential), a capacitive coupling network made of C6-C7 (0.2 pF) and C8-C9 (0.3 pF), and of the parasitic of the RF pad with ESD protection diode (0.4 pF), is used. The programmable RF output power between 10 and 0 dBm is achieved by varying the PA supply voltage by means of an integrated LDO regulator whose schematic diagram is shown in Fig. 3(b) . R2 can be digitally programmed with a 6-bit R-2R ladder from 1 × R1 to 64 × R1.
The regulator stability is achieved with a one pole one zero RC structure, and the operational transconductance amplifier is rail-to-rail input type. The main output filtering capacitor is capacitor C1 of the PA.
Before applied to the PA, each VCO asymmetrical signal is preamplified by means of two dc-biased ac-coupled CMOS inverter stages, shown in Fig. 3(c) , the second one having a doubled transconductance. The overall PA preamplifier current consumption is 1.8 mA. Post-layout simulations give a maximal efficiency of PA preamplifier and amplifier of 23%.
IV. CIRCUIT REALIZATION AND EXPERIMENTAL RESULTS
The frequency synthesizer was designed and implemented into a 130-nm RF CMOS process. A microphotography is shown in Fig. 4 . The PLL+PA active area measures 0.7 mm 2 . Its left side contains the VCO inductor, while the PA inductor is located on the right, with two RF output pads, and a ground pad in the middle. The whole RF layout was drawn strictly symmetrical. The rest of the chip area contains other test structures not described here.
A. VCO Characterization
The VCO was characterized alone using differential test input pads for VCO control voltages. code, they are 5.4 GHz, 130 MHz/V, and 40 MHz, respectively. The frequency overlap of neighboring curves is guaranteed with an overlap factor of at least 3.
The measured VCO phase noise is shown in Fig. 6 . A level of −91.5 dBc/Hz is obtained at the desired PLL bandwidth of 200 kHz. This result was obtained with all other blocks running (PA, dividers, SDM, PFD, and CP), the only difference being that the PLL filter output differential voltage, normally applied to the VCO, was replaced by the external test voltage. This phase noise measurement takes therefore into account the influence of on-chip noise on the VCO performance. The spurs around 2 MHz are due to on-chip digital noise coupling.
B. Complete PLL Test
The phase noise of the ASIC synthesizer was measured using a phase noise measurement system (model NMS by Spectradynamics inc., [15] ). Fig. 7 reports the measured single sideband phase noise at the 4.6-GHz output, reaching −85 dBc/Hz in the band of interest from 2-to 200-kHz offset from carrier (upper trace). This phase-noise level is only slightly higher (4-to max 10-dB higher) than the phase noise of the 20-MHz thermally compensated quartz oscillator (OCXO) transferred to 4.6-GHz carrier (lower trace).
The RF power was measured at the output using 50-loads to ground on both RF output pads. A maximal single-ended RF power of −4 dBm was measured when the PA was supplied at the maximal LDO voltage of 1.2 V. This corresponds to a differential RF power of 1 dBm. Compared with the expected value of 0 dBm, the 1-dB loss is attributed to losses in the test PCB.
The current consumption of the complete chip, using nominal settings, maximal PA output power and 50-output impedance, is 12.5 mA. This corresponds to 15 mW of power consumption.
C. Frequency Resolution Tests
The frequency tuning resolution was measured using two ASICs whose RF signals are mixed down together. The beating frequency resulting from a slight difference in programming the SDM fractional value can be monitored easily. By programming a frequency difference of 0.5 mHz, a beating at the output with a period of 33 min could be measured, corresponding to a tuning resolution of 1 × 10 −13 .
D. Test Summary
The measured performances of the ASIC are summarized in Table I .
V. DESIGN AND TEST OF A COUPLING NETWORK FOR LOW-POWER VCSEL RF CURRENT MODULATION
The low-power operation of a miniature atomic clock mainly depends on an efficient thermal isolation to allow a drastic reduction of the heating energy necessary to operate the alkali vapor cell and the VCSEL at the operating temperature in the range 70°C-90°C. This is achieved by using low thermally conductive materials and thin support geometries to connect the heated elements to the clock structure. We present here the design and characterization results of a differential impedance matching network with optimal RF coupling from ASIC to VCSEL and low thermal conductivity, fabricated on a low temperature cofired ceramic (LTCC) substrate. This substrate holds the ASIC (wire-bonded) and the VCSEL, this latter being placed on an island with narrow connecting arms for optimal thermal isolation with the rest of the package. 
A. Design
The schematic diagram of the coupling network is shown in Fig. 8 . A differential structure is chosen so as to fully use the ASIC differential output power. The network fulfills three different usages: 1) impedance matching between 50-ASIC output and VCSEL input; 2) ac coupling for the ASIC RF signal through a 5-pF capacitor and dc coupling for the VCSEL dc current through a 100-nH inductor; and 3) electrical connection to the VCSEL with low thermal conductivity thanks to a special transmission line. The ASIC bonding wire parasitic inductances are about 1 nH.
The differential transmission line is designed on the LTCC substrate and transmits the RF power through one of the four suspension arms used to isolate thermally the VCSEL island. This is realized using two gold microstrips buried in the LTCC substrate. Their small thickness and width result in very low thermal conduction. The design of the transmission line is shown in Fig. 9 , along with the passive components of the network. The ASIC chip is bonded on the left side. Then, the 5-pF ac coupling capacitor and 100-nH inductor are placed next to it (in L-shape). From there are routed the two transmission lines, going through the LTCC suspension arm up to the VCSEL island, connecting to the VCSEL through the 1.2-nH inductors. The length of the transmission line is fixed to 7.8 mm by the geometry of the LTCC substrate. No ground plane is used, resulting in minimal parasitic capacitance. The remaining capacitive behavior of the line is compensated by its U shape, and by adding a floating strip between the transmission lines, at their longest segment, and using another LTCC metal layer. The 45°routing angles are selected for better electromagnetic compatibility. The resulting impedance of the line is 50 .
The impedance matching procedure is done on a single branch of the differential structure. It begins by using the single-ended VCSEL impedance properties [16] , and taking half of its differential transform, denoted as point DP1 (impedance of 20-j35 ) on the Smith chart of Fig. 10 . The capacitive nature of the VCSEL is compensated using a 1.2-nH inductor placed near the VCSEL, resulting in a real impedance of about 20 (point TP2). The transmission line operates an impedance rotation around the 50-point, leading to point TP3 with an impedance of 50-j50 . The ac coupling capacitor and dc coupling inductor values are chosen so as to play negligible role on the impedance at this frequency. The last element is the parasitic inductance of the wire bonding, which reduces the imaginary impedance to about 17 (point TP4). Compared with an ideal impedance of 50 , this results in a transmission loss of about 0.5 dB.
The design is verified using ADS Momentum for the postlayout simulation. After having drawn the transmission line, the S-parameters of the layout as shown in Fig. 9 are extracted, and used in the RF simulation of the complete network with all passive components. At 4.6 GHz, the postlayout simulation performs an insertion loss of 0.88 dB, which is slightly higher than the result from the Smith chart. The fabricated substrate is shown in Fig. 11 .
B. Tests With VCSEL
Since it is difficult to characterize the power efficiency of the realized system by direct measurement of the RF power at the VCSEL terminals, the efficiency was characterized by measuring the sideband amplitudes obtained when the light from the frequency modulated VCSEL optical signal is absorbed by cesium vapor. For this, an 894.6-nm VCSEL was operated in a setup with a cesium vapor cell heated at its operating temperature. The VCSEL laser beam was collimated and passed through the cell, and the output intensity was measured with a photodetector circuitry. Fig. 12 shows the detector output voltage in function of a ramp voltage applied to the VCSEL current driver to span over the absorption frequencies of cesium. When the ASIC is programmed with minimal RF output power, corresponding to code vp = 0 of the LDO, the two absorption cesium peaks separated by the hyperfine splitting of 9.2 GHz are visible. The irregular peak shape is due to the cesium atomic level structure and the broadening effect of the buffer gas inside the vapor cell. When a differential RF power of about −6 dBm is applied, obtained with code vp = 48 of the LDO, a PA current of 3.2 mA and a reduced VCO current of 1 mA, the effect of the 4.6-GHz modulation is visible. Sideband signals are generated. The first sidebands of the two absorption peaks combine into a central peak with amplitude roughly twice the amplitude of the carrier, denoting good conditions for obtaining a maximal CPT signal. The complete ASIC power consumption in this configuration is 12 mW.
VI. STABILITY TESTS IN AN ATOMIC CLOCK SETUP
In order to evaluate the performance of the ASIC in a real application, it was used as RF frequency synthesizer on an experimental CPT atomic clock setup described in [17] . In this setup, a distributed feedback laser diode was used instead of a VCSEL, emitting laser radiation at 894.6 nm, in resonance with the Cs D1 optical transition. The modulation sidebands to induce the CPT effect were obtained by modulating the laser beam with a fiber-coupled electro-optical modulator (EOM) driven at 4.6 GHz. The thermal Cs vapor was contained in a microfabricated cell described in [18] , confined into a package providing stable temperature and magnetic field conditions. The signal from a photodetector placed behind the physics package was demodulated at f m ≈ 1 kHz using a lockin amplifier (Stanford Research Systems inc., model SR830) and subsequently used to steer the frequency of a 20-MHz OCXO serving as frequency reference for the RF frequency synthesizer.
In order to compare the ASIC performance with a reference RF source, two configurations of quartz oscillator and microwave synthesizer were used. The reference configuration consists of a laboratory-type low-noise frequency synthesizer (spectradynamics inc., model CS-1) including both a 5-MHz quartz oscillator and the 4.6-GHz synthesizer itself, featuring a phase noise at 4.6-GHz carrier of −113 dBc/Hz at 1-kHz offset from carrier, and −126 dBc/Hz at 10-100-kHz offset, which is well below the phase-noise performance of the ASIC synthesizer. The ASIC test configuration consists of a 20-MHz quartz OCXO (Micro Crystal Switzerland, OCXOVT series) and the ASIC synthesizer chip. An additional RF amplifier was connected to amplify the output power of the ASIC to the +3-dBm power level required to drive the EOM. In both configurations, an external frequency generator was used to produce the f m ≈ 1-kHz modulation frequency for the microwave signal, while the modulation depth was set in the respective microwave synthesizer used. Fig. 13 shows the clock stabilities recorded with the two synthesizer configurations. Both the clock stability obtained with the reference synthesizer (open symbols) and the clock stability obtained with the ASIC synthesizer chip (filled symbols) show a stability of 5 × 10 −11 at τ = 1 s and down to ≈ 8 × 10 −12 at τ = 100 s in good agreement with the theoretical stability limit of ≈ 7 × 10 −11 τ 1/2 calculated from the signal-to-noise ratio of the CPT signal over the photodetector [19] . The observed differences between the two stability curves (ASIC and laboratory-type synthesizer) are within the measurement errors and can be attributed to different loop settings. These results show that the performance of the ASIC synthesizer chip is well suited for realizing miniature atomic clocks with excellent frequency stabilities.
In order to estimate the stability limit of a clock in which the ASIC phase noise would represent the highest contribution to clock stability limitation through intermodulation effect, the theoretical stability limit was computed using (1), (2) and the measured ASIC phase noise. The corresponding stability curve of 2 × 10 −11 τ 1/2 is shown in Fig. 13 . This limit is well below the typical short-term stability specification of 6 × 10 −10 τ −1/2 for miniature atomic clocks [2] .
The presented synthesizer scheme for CPT interrogation is compared with other realizations in Table II . The improvements in terms of power consumption and clock stability for equivalent functionality in terms of level of integration and availability of 10/20-MHz output frequency with high frequency tuning resolution, are particularly outlined.
VII. CONCLUSION
A 4.6-GHz frequency synthesizer ASIC for cesium miniature atomic clocks implemented in a 130-nm RF CMOS process is presented. It is based on a fractional-N PLL with a third-order, 40-bit SDM to achieve an output frequency resolution of 1 × 10 −13 . The power consumption of the circuit is <15 mW and it occupies a chip area of 0.7 mm 2 (2 mm 2 with the pads). The low phase noise of −85 dBc/Hz in the 2-200-kHz frequency offset from carrier allows a theoretical clock stability limit of 2×10 −11 τ −1/2 . A dedicated impedance matching network with low thermal conductivity transmission line was designed to transmit the ASIC RF power to a thermally isolated VCSEL. The system showed optimal sideband generation with an ASIC power consumption of 12 mW. The ASIC was then used on an experimental cesium CPT atomic clock setup, and a short term stability of 5 × 10 −11 at τ = 1 s was obtained, comparable with the stability obtained on the same setup with a laboratory frequency synthesizer. The circuit shows ideal performance for low-power, mass-production atomic clock systems. His current research interests include low-phase noise, low-power PLL, and VCO design. Dr. Zhao was the best student paper competition finalist at the IEEE IFCS-EFTF Joint Conference in 2011.
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